intel®

27128A 128K (16K x 8) PRODUCTION AND UV ERASABLE PROMS

- Fast 150 nsec Access Time — HMOS* II-E Technology
- Low Power
 100 mA Maximum Active
 40 mA Maximum Standby

- inteligent Identifier™ Mode — Automated Programming Operations
- ± 10% V_{CC} Tolerance Available
- Available in 28-Pin Cerdip Package (See Packaging Spec, Order #231369)

The Intel 27128A is a 5V only, 131,072-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 27128A is fabricated with Intel's HMOS* II-E technology which significantly reduces die size and greatly improves the device's performance, reliability and manufacturability.

The 27128A is currently available in the CERDIP package providing flexibility in prototyping and R&D environments where reprogrammability is required.

The 27128A is available in fast access times including 150 ns (27128A-1). This ensures compatibility with highperformance microprocessors, such as Intel's 8 MHz 80186 allowing full speed operation without the addition of WAIT states. The 27128A is also directly compatible with the 12 MHz 8051 family.

*HMOS is a patented process of Intel Corporation.




Figure 1. Block Diagram

		NC	NO INTERNAL C	ONNECT					
4 2732A 4	2716		27128A	ے ا	2716	2732A	2764A 27C64 87C64	27256 27C256	27512 27C512
A7 A6 A5 A4 A3 A2 A1 A0 O1 O1 O2 GND	A7 A6 A5 A4 A3 A2 A1 A0 O1 O2 GND	412 47 47 47 47 47 47 47 47 47 47 47 47 47	2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16	D PGW D A ₁₃ D A ₈ D A ₉ D A ₁₁ D GE D GE D O ₈ D O ₈ D O ₅ D O ₄	V _{CC} A ₈ A ₉ V _{PP} OE A ₁₀ CE O ₇ O ₆ O ₅ O ₄ O ₃	V _{CC} A ₆ A ₉ A ₁₁ OE/V _{PP} A ₁₀ CE O ₇ O ₆ O ₅ O ₄ O ₃	V _{CC} PGM N.C. A ₈ A ₉ A ₁₁ OE A ₁₀ CE CE O7 O ₆ O ₅ O ₄ O ₃	Vcc A14 A13 A8 A9 A11 OE A10 CE ALE/CE O7 O6 O5 O4 O3	V _{CC} A ₁₄ A ₁₃ A ₈ A ₉ A ₁₁ OE/V _{PP} A ₁₀ CE O ₇ O ₆ O ₅ O ₄ O ₃
,	A ₃ A ₂ A ₁ A ₀ O ₀ O ₁ O ₂	$\begin{array}{c cccc} A_3 & A_3 \\ A_2 & A_2 \\ A_1 & A_1 \\ A_0 & A_0 \\ O_0 & O_0 \\ O_1 & O_1 \\ O_2 & O_2 \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A_4 A_3 $A_3 \square$ $A_3 \square$ 7 22 A_2 $A_2 \square$ $A_2 \square$ B 21 A_1 A_1 $A_1 \square$ 9 20 A_0 $A_0 \square$ 10 19 O_0 $O_0 \square$ 11 18 O_1 $O_1 \square$ $O_1 \square$ 12 17 O_2 O_2 $O_2 \square$ 13 16	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A_4 A_5 7 22 \overline{DE} \overline{OE} \overline{OE} \overline{CE}/Vpp A_3 A_3 A_5 7 22 \overline{DE} \overline{OE} \overline{CE}/Vpp A_2 A_2 A_2 B 21 \overline{A}_{10} A_{10} A_{10} A_1 A_1 A_1 P 20 \overline{DE} \overline{CE} \overline{CE} A_0 A_0 A_0 10 19 07 07 07 O_0 O_0 0_0 11 18 0_6 O_6 O_6 O_6 O_1 O_1 O_1 12 17 10_5 O_5 O_5 O_5 O_2 O_2 O_2 O_2 O_2 O_4 O_4 O_4	A_1 A_3 $A_5 \square$ 7 $22 \square \overline{o}\overline{e}$ $\overline{O}\overline{e}$ $\overline{O}\overline{V} \vee pp$ $\overline{O}\overline{e}$ A_2 A_2 $A_2 \square \overline{e}$ $21 \square \overline{A}_{10}$ A_{10} A_{10} A_{10} A_1 A_1 $A_1 \square \overline{P}$ $20 \square \square \overline{c}\overline{e}$ $\overline{C}\overline{E}$ $\overline{C}\overline{E}$ $\overline{C}\overline{E}$ A_0 $A_0 \square$ 10 $19 \square 0_7$ 0_7	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Pin Names A0-A13 ADDRESSES

CHIP ENABLE

OUTPUTS

OUTPUT ENABLE

ŌĒ

00-07

230849-2

NOTE: Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent to the 27128A Pins

Figure 2. Cerdip(D) DIP Pin Configuration

5

EXTENDED TEMPERATURE (EXPRESS) EPROMS

The Intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. EXPRESS EPROM products are available with 168 \pm 8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to +85°C) EX-PRESS products are available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.

EXPRESS OPTIONS

27128A Versions

Packaging O	ptions
Speed Versions	Cerdip
-20	T, L, Q

PRODUCT DEFINITIONS

Туре	Operating Temperature	Burn-in 125°C (hr)
Q	0°C to + 70°C	168 ±8
т	-40°C to +85°C	None
L	-40°C to +85°C	168 ± 8

EXPRESS EPROM PRODUCT FAMILY

READ OPERATION


DC CHARACTERISTICS

Electrical Parameters of Express EPROM Products are identical to standard EPROM parameters except for:

Symbol	Parameter	TD27128A	LD27128A	Test Conditions
Cymbol		Min	Max	
ISB	V _{CC} Standby Current (mA)		50	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$
I _{CC1} (1)	V _{CC} Active Current (mA)		125	$\overline{OE} = \overline{CE} = V_{IL}$
	V _{CC} Active Current at High Temperature (mA)		100	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $T_{Ambient} = 85^{\circ}C$

NOTE:

1. The maximum current value is with Outputs O₀ to O₇ unloaded.



Burn-In Bias and Timing Diagrams

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature During Read0°C to +70°C
Temperature Under Bias 10°C to + 80°C
Storage Temperature65°C to +125°C
All Input or Output Voltages with Respect to Ground
Voltage on Ag with Respect to Ground0.6V to + 13.5V
V_{PP} Supply Voltage with Respect to Ground During Programming $\ldots -0.6V$ to $+14V$
V _{CC} Supply Voltage with Respect to Ground0.6V to +7.0V

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION

				Limits			
Symbol	Parameter	Notes	Min	Typ ⁽³⁾	Max	Units	Conditions
	Input Load Current				10	μА	V _{IN} =0V to V _{CC}
ILO	Output Leakage Current				10	μA	$V_{OUT} = 0V$ to V_{CC}
IPP1	V _{PP} Current Read	2			5	mA	V _{PP} = 5.5V
I _{SB}	V _{CC} Current Standby				40	mA	CE = V _{IH}
I _{CC1}	V _{CC} Current Active	2			100	mA	$\overline{CE} = \overline{OE} = V_{IL}$
V _{IL}	Input Low Voltage		-0.1		+ 0.8	v	
VIH	Input High Voltage		2.0		V _{CC} +1	v	Ì
VOL	Output Low Voltage				0.45	v	I _{OL} = 2.1 mA
VOH	Output High Voltage		2.4			V	I _{OH} =-400 μA
V _{PP}	V _{PP} Read Voltage	2	3.8		V _{CC}	V	$V_{CC} = 5.0V \pm 0.25$

DC CHARACTERISTICS $0^{\circ}C \le T_{A} \le +70^{\circ}C$

AC CHARACTERISTICS $0^{\circ}C \le T_{A} \le +70^{\circ}C$

Namiana(5)	V _{CC} ±5%		V _{CC} ±5% 27128A-1		27128A-2		27128A		Unit
Versions ⁽⁵⁾	V _{CC} ±10%	Notes				27128A-20		27128A-25	
Symbol	Characteristics		Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay			150		200		250	ns
t _{CE}	CE to Output Delay			150		200		250	ns
t _{OE}	OE to Output Delay			65		75		100	ns
t _{DF}	OE High to Output Float	4	0	55	0	55	0	60	ns
^t OH	Output Hold from Addresses CE or OE Whichever Occurred First	4	0		0		0		ns

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

2. Vpp may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1} . The maximum current value is with Outputs O₀ to O₇ unloaded.


3. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

4. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.


CAPAC	$ TANCE(2) _{T_{A}} = 2$				
Symbol	Parameter	Typ ⁽¹⁾	Max	Unit	С

Symbol	Parameter	Typ(1)	Max	Unit	Conditions
CIN	Input Capacitance	4	6	рF	V _{IN} = 0V
COUT	Output Capacitance	8	12	pF	$V_{OUT} = 0V$


AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT



AC WAVEFORMS



NOTES:

^{1.} Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages. 2. This parameter is only sampled and is not 100% tested.

^{3.} OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.

DEVICE OPERATION

The modes of operation of the 27128A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A₉ for int_eligent Identifier.

Table 1. Modes Selection

Mode		Notes	CE	ŌĒ	PGM	A9	A ₀	V _{PP}	Vcc	Outputs
Read		1	VIL	VIL	VIH	Х	Х	V _{CC}	5.0V	DOUT
Output Dis	able		VIL	VIH	VIH	X	X	V _{CC}	5.0V	High Z
Standby			VIH	X	X	X	X	Vcc	5.0V	High Z
Programmi	ng	4	VIL	VIH	VIL	X	X	VPP	6.0V	D _{IN}
Program V	erify	4	VIL	VIL	VIH	X	X	VPP	6.0V	DOUT
Program In	hibit	4	VIH	Х	X	X	X	VPP	6.0V	High Z
int _e ligent	Manufacturer	2, 3	VIL	VIL	VIH	V _H	VIL	V _{CC}	5.0V	89 H
Identifier	Device	2, 3	VIL	VIL	VIH	V _H	VIH	V _{CC}	5.0V	89 H

NOTES:

1. X can be VIL or VIH

2. $V_{\rm H} = 12.0V \pm 0.5V$

3. $A_1 - A_8$, $A_{10} - A_{12} = V_{1L}$

4. See Table 2 for V_{CC} and V_{PP} voltages.

Read Mode

The 27128A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs after a delay of t_{OE} from the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least t_{ACC} - t_{OE} .

Standby Mode

EPROMs can be placed in standby mode which reduces the maximum current of the device by applying a TTL-high signal to the \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur

To use these two control lines most efficiently, \overline{CE} should be decoded and used as the primary device selecting function, while \overline{OE} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor for low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effect of PC board-traces.

PROGRAMMING MODES

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all bits of the EPROM are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The device is in the programming mode when V_{PP} is raised to its programming voltage (See Table 2) and \overline{CE} and \overline{PGM} are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Program Inhibit

Programming of multiple EPROMS in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE or PGM input inhibits the other devices from being programmed.

Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel EPROMs may be common. A TTL low-level pulse applied to the PGM input with V_{PP} at its programming voltage and \overline{CE} at TTL-Low will program the selected device.

Program Verify

A verify should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with \overline{OE} at V_{IL}, \overline{CE} at V_{IL}, \overline{PGM} at V_{IH} and V_{PP} and V_{CC} at their programming voltages.

inteligent Identifier Mode

The int_eligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A_9 of the EPROM. Two identifier bytes may then be sequenced from the device outputs by toggling address line A_0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during the int_eligent Identifier Mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code and byte 1 ($A_0 = V_{IH}$) the device identifier code. These two identifier bytes are given in Table 1.

ERASURE CHARACTERISTICS

The erasure characteristics are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the EPROM in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the device is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an EPROM can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 μ W/ light for longer periods may cause permanent damage.




Figure 3. inteligent Programming Flowchart

inteligent Programming™ Algorithm

The int_eligent Programming[™] Algorithm, a standard in the industry for the past few years, is required for the 27128A. A flow-chart of the int_eligent Programming Algorithm is shown in Figure 3.

The int_eligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial pulse(s) is one millisecond, which will then be followed by a larger overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied. 5

The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6.0V$ and $V_{PP} = 12.5V$. When the inteligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = V_{PP} = 5.0V$.

Oh-al	Dessenter		Limits	Test Conditions	
Symbol	Parameter	Min	Max	Unit	(Note 1)
1	Input Current (All Inputs)		10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
VIL	Input Low Level (All Inputs)	-0.1	0.8	V	
VIH	Input High Level	2.0	V _{CC} +1	V	
V _{OL}	Output Low Voltage During Verify		0.45	V	l _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	2.4		V	$I_{OH} = -400 \ \mu A$
I _{CC2} (4)	V _{CC} Supply Current (Program & Verify)		100	mA	
Ipp2	V _{PP} Supply Current (Program)		50	mA	$\overline{CE} = V_{IL}$
V _{ID}	A9 inteligent Identifier Voltage	11.5	12.5	V	
V _{PP}	inteligent Programming Algorithm	12.0	13.0	V	$\overline{CE} = \overline{PGM} = V_{IL}$
V _{CC}	inteligent Programming Algorithm	5.75	6.25	V	

DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

AC PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$ (See Table 2 for V_{CC} and V_{PP} voltages.)

Symbol	Parameter		Limits					
0,111201	r arameter	Min	Тур	Max	Unit	(Note 1)		
t _{AS}	Address Setup Time	2			μs			
tOES	OE Setup Time	2			μs			
t _{DS}	Data Setup Time	2			μs			
t _{AH}	Address Hold Time	0			μs			
t _{DH}	Data Hold Time	2			μs			
t _{DFP}	OE High to Output Float Delay	0		130	ns	(Note 3)		
t _{VPS}	V _{PP} Setup Time	2			μs			
tvcs	V _{CC} Setup Time	2			μs			
tCES	CE Setup Time	2			μs			
t _{PW}	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms			
tOPW	PGM Overprogram Pulse Width	2.85		78.75	ms	(Note 2)		
tOE	Data Valid from OE			150	ns			

***AC CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 20 ns
Input Pulse Levels0.45V to 2.4V
Input Timing Reference Level0.8V and 2.0V
Output Timing Reference Level0.8V and 2.0V

NOTES:


1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after $V_{PP}.$

2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.

3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

4. The maximum current value is with outputs $O_0 - O_7$ unloaded.

PROGRAMMING WAVEFORMS



NOTES:

 The Input Timing Reference Level is 0.8V for V_{IL} and 2V for a V_{IH}.
 to_E and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 When programming the 27128A, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients which can damage the device.

REVISION HISTORY

Number	Description
009	Removed Plastic Package