

80186/80188 HIGH-INTEGRATION 16-BIT MICROPROCESSORS

- Integrated Feature Set
 - Enhanced 8086-2 CPU
 - Clock Generator
 - 2 Independent DMA Channels
 - Programmable Interrupt Controller
 - 3 Programmable 16-bit Timers
 - Programmable Memory and Peripheral Chip-Select Logic
 - Programmable Wait State Generator
 - Local Bus Controller
- Available in 10 MHz and 8 MHz Versions
- High-Performance Processor
 - 4 Mbyte/Sec Bus Bandwidth Interface @ 8 MHz (80186)
 - 5 Mbyte/Sec Bus Bandwidth Interface @ 10 MHz (80186)

- Direct Addressing Capability to 1 Mbyte of Memory and 64 Kbyte I/O
- Completely Object Code Compatible with All Existing 8086, 8088 Software
 — 10 New Instruction Types
- Numerics Coprocessing Capability Through 8087 Interface
- Available in 68 Pin:
 - Plastic Leaded Chip Carrier (PLCC)
 - Ceramic Pin Grid Array (PGA)
 - Ceramic Leadless Chip Carrier (LCC)
- Available in EXPRESS
 - Standard Temperature with Burn-In
 - Extended Temperature Range (-40°C to +85°C)




Figure 1. Block Diagram

272430-1

*Other brands and names are the property of their respective owners.
Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

80186/80188 High-Integration 16-Bit Microprocessors

| CONTENTS | PAGE | CONTENTS | PAGE |
|---------------------------------------------------------|--------|-------------------------------|------|
| FUNCTIONAL DESCRIPTION | 9 | ABSOLUTE MAXIMUM RATINGS | 15 |
| Introduction | 9 | D.C. CHARACTERISTICS | 15 |
| CLOCK GENERATOR | | A.C. CHARACTERISTICS | 16 |
| Clock Generator | 9 | EXPLANATION OF THE AC SYMBOLS | 18 |
| READY Synchronization | | WAVEFORMS | 19 |
| LOCAL BUS CONTROLLER | 9 | EXPRESS | 25 |
| Memory/Peripheral Control | 10 | EXECUTION TIMINGS | 26 |
| Local Bus Arbitration Local Bus Controller and Reset | | INSTRUCTION SET SUMMARY | 27 |
| PERIPHERAL ARCHITECTURE | 10 | FOOTNOTES | 32 |
| Chip-Select/Ready Generation Lo | gic 10 | REVISION HISTORY | 33 |
| DMA Channels | 11 | | |
| Timers | 11 | | |
| Interrupt Controller | 12 | | |






Figure 2. Ceramic Leadless Chip Carrier (JEDEC Type A)




Figure 3. Ceramic Pin Grid Array

NOTE:






Figure 4. Plastic Leaded Chip Carrier



Table 1. Pin Descriptions

| | lable 1. Pin Descriptions | | | | | | | | |
|-----------------------------------------------------|---------------------------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|--|
| Symbol | No. | Туре | Name and Function | | | | | | |
| V _{CC} | 9 43 | I | SYSTEM POWER: +5 volt power supply. | | | | | | |
| V _{SS} | 26 60 | I | System Ground. | | | | | | |
| RESET | 57 | 0 | Reset Output indicates that the CPU is being reset, and can be used as a system reset. It is active HIGH, synchronized with the processor clock, and lasts an integer number of clock periods corresponding to the length of the RES signal. | | | | | | |
| X1 X2 | 59 58 | 0 | Crystal Inputs X1 and X2 provide external connections for a fundamental mode parallel resonant crystal for the internal oscillator. Instead of using a crystal, an external clock may be applied to X1 while minimizing stray capacitance on X2. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT). | | | | | | |
| CLKOUT | 56 | 0 | Clock Output provides the system with a 50% duty cycle waveform. All device pin timings are specified relative to CLKOUT. | | | | | | |
| RES | 24 | I | An active $\overline{\text{RES}}$ causes the processor to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the processor clock. The processor begins fetching instructions approximately $6\frac{1}{2}$ clock cycles after $\overline{\text{RES}}$ is returned HIGH. For proper initialization, V_{CC} must be within specifications and the clock signal must be stable for more than 4 clocks with $\overline{\text{RES}}$ held LOW. $\overline{\text{RES}}$ is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on $\overline{\text{RES}}$ generation via an RC network. | | | | | | |
| TEST | 47 | 1/0 | TEST is examined by the WAIT instruction. If the TEST input is HIGH when "WAIT" execution begins, instruction execution will suspend. TEST will be resampled until it goes LOW, at which time execution will resume. If interrupts are enabled while the processor is waiting for TEST, interrupts will be serviced. During power-up, active RES is required to configure TEST as an input. This pin is synchronized internally. | | | | | | |
| TMR IN 0 TMR IN 1 | 20 21 | I I | Timer Inputs are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active HIGH (or LOW-to-HIGH transitions are counted) and internally synchronized. | | | | | | |
| TMR OUT 0 TMR OUT 1 | 22 23 | 0 | Timer outputs are used to provide single pulse or continous waveform generation, depending upon the timer mode selected. | | | | | | |
| DRQ0 DRQ1 | 18 19 | l I | DMA Request is asserted HIGH by an external device when it is ready for DMA Channel 0 or 1 to perform a transfer. These signals are level-triggered and internally synchronized. | | | | | | |
| NMI | 46 | I | The Non-Maskable Interrupt input causes a Type 2 interrupt. An NMI transition from LOW to HIGH is latched and synchronized internally, and initiates the interrupt at the next instruction boundary. NMI must be asserted for at least one clock. The Non-Maskable Interrupt cannot be avoided by programming. | | | | | | |
| INT0 INT1/SELECT INT2/INTA0 INT3/INTA1/IRQ | 45 44 42 41 | | Maskable Interrupt Requests can be requested by activating one of these pins. When configured as inputs, these pins are active HIGH. Interrupt Requests are synchronized internally. INT2 and INT3 may be configured to provide active-LOW interrupt-acknowledge output signals. All interrupt inputs may be configured to be either edge- or level-triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When Slave Mode is selected, the function of these pins changes (see Interrupt Controller section of this data sheet). | | | | | | |



Table 1. Pin Descriptions (Continued)

| A19/S6 65 O Address Bus Outputs (16-19) and Bus Cycle Status (3-9) indicate the four most significant address bits during T1, These signals are active HIGH. During T2, T3, TW, and T4, the S6 pin is LOW to indicate a CPU-initiated bus cycle or HIGH to indicate a DMA-initiated bus cycle. During the same T-states, S3, S4, and S5 are always LOW. The status pins float during bus HOLD or RESET. | Symbol | Symbol Pin Type Name and Function | | | | | | | | | |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-----------------------------------|-----|----------------------|---------------------------------------------------------------------------|--------------------------------------------------------------------------------------|--|--|--|--|--|
| A18/55 | | No. | | - ماطاء - | o Due O | | | | | | |
| A17/S4 | | | | I | • • • • • • • • • • • • • • • • • • • • | | | | | | |
| The status pins float during bus HOLD or RESET. | | | | and T ₄ , | the S6 p | in is LOW to indicate a CPU-initiated bus cycle or HIGH to indicate a | | | | | |
| AD15 (A15) 1 | A16/S3 | 68 | 0 | | | | | | | | |
| AD14 (A14) 3 | AD45 (A45) | | 1/0 | | | | | | | | |
| AD13 (A12) 5 1/0 AD12 (A12) 7 7 AD12 (A12) 10 Includes byte of the data bus, pins D7 through D9, it is LOW during T1 when a byte is to be transferred onto the lower portion of the bus in memory or I/O operations. BHE does not exist on the 80188, as the data bus is only 8 bits wide. AD14 (A10) | | | | | | | | | | | |
| AD11 (A11) 10 1/0 AD10 (A10) 12 1/0 AD10 (A10) 12 1/0 AD8 (A8) 16 1/0 AD7 2 1/0 AD8 (A8) 16 1/0 AD8 | | | | | | | | | | | |
| AD10 (A10) 12 1/O AD9 (A9) 14 1/O AD7 (AP) 16 1/O AD7 (AP) 16 1/O AD7 2 1/O AD6 A 1/O AD7 2 1/O AD8 (A8) 11 1/O AD8 (A8) 11 1/O AD8 AD8 (A8) 11 1/O AD8 AD9 | AD12 (A12) | | | I | | · · · · · · · · · · · · · · · · · · · | | | | | |
| AD9 (A9) | | | | does no | ot exist o | n the 80188, as the data bus is only 8 bits wide. | | | | | |
| ADB (A8) | | | | | | | | | | | |
| AD7 | | | | | | | | | | | |
| AD5 | | | 1/0 | | | | | | | | |
| AD4 AD3 11 1/O AD2 13 1/O AD1 15 1/O AD0 17 1/O BHE/S7 (S7) 64 O During T1 the Bus High Enable signal should be used to determine if data is to be enabled onto the most significant half of the data bus; pins D15-D8. BHE is LOW during T1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the higher half of the bus. The S7 status information is available during T2, T3, and T4, S7 is logically equivalent to BHE. BHE/S7 floats during HOLD. On the 80188, S7 is high during normal operation. BHE and A0 Encodings (80186 Only) ALE/QS0 ALE/QS0 ALE/QS0 61 O Address Latch Enable/Queue Status 0 is provided by the processor to latch the address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T1 of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T1 as in the 8086. Note that ALE is never floated. WRI/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WRI is active for T2, T3, and TW of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WRI/QS1 pins provide information about processor/instruction queue interaction. GS1 QS0 Queue Operation 0 0 No queue Operation 1 1 Subsequent byte fetched from the queue | | | | | | | | | | | |
| AD3 | | | | | | | | | | | |
| AD2 | | | | | | | | | | | |
| ADO | | | | | | | | | | | |
| BHE/S7 (S7) 64 O During T ₁ the Bus High Enable signal should be used to determine if data is to be enabled onto the most significant half of the data bus; pins D ₁₅ -D ₈ . BHE is LOW during T ₁ for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the higher half of the bus. The S ₇ status information is available during T ₂ , T ₃ , and T ₄ . S ₇ is logically equivalent to BHE. BHE/S7 floats during HOLD. On the 80188, S7 is high during normal operation. BHE A0 Value Punction | 1 | | | | | | | | | | |
| enabled onto the most significant half of the data bus; pins D ₁₅ -D ₈ . BHE is LOW during T ₁ for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the higher half of the bus. The S ₇ status information is available during T ₂ , T ₃ , and T ₄ . S ₇ is logically equivalent to BHE. BHE/S7 floats during HOLD. On the 80188, S7 is high during normal operation. BHE | <u> </u> | | | | | | | | | | |
| during T ₁ for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the higher half of the bus. The S ₇ status information is available during T ₂ , T ₃ , and T ₄ . S ₇ is logically equivalent to BHE. BHE/S7 floats during HOLD. On the 80188, S7 is high during normal operation. BHE and A0 Encodings (80186 Only) BHE A0 Value | | 64 | 0 | | | | | | | | |
| transferred on the higher half of the bus. The S ₇ status information is available during T ₂ , T ₃ , and T ₄ , S ₇ is logically equivalent to BHE. BHE/S7 floats during HOLD. On the 80188, S7 is high during normal operation. BHE | (57) | | | | | | | | | | |
| BHE A0 Value Function | | | | transfe | rred on th | ne higher half of the bus. The S ₇ status information is available during | | | | | |
| BHE A0 Value Function | | | | | | | | | | | |
| BHE Value Value Function | | | | 00100, | 07 13 1119 | | | | | | |
| ALE/QS0 61 O Word Transfer 0 ltyle Transfer on upper half of data bus (D15–D8) Byte Transfer on lower half of data bus (D7–D0) Reserved ALE/QS0 61 O Address Latch Enable/Queue Status 0 is provided by the processor to latch the address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T1 of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. Note that ALE is never floated. WR/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T2, T3, and TW of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation No queue operation First opcode byte fetched from the queue | | | | | | | | | | | |
| ALE/QS0 61 O Address Latch Enable/Queue Status 0 is provided by the processor to latch the address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. With Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation Queue Operation O No queue operation First opcode byte fetched from the queue Operation Operat | | | | | | | | | | | |
| ALE/QS0 61 O Address Latch Enable/Queue Status 0 is provided by the processor to latch the address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. WR/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation 0 No queue operation 0 1 First opcode byte fetched from the queue | | | | | | | | | | | |
| ALE/QS0 61 O Address Latch Enable/Queue Status 0 is provided by the processor to latch the address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. WR/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation 0 No queue operation 1 Subsequent byte fetched from the queue | | | | l | | | | | | | |
| address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. WR/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation 0 0 No queue operation 1 First opcode byte fetched from the queue Subsequent byte fetched from the queue | | | | | | , , , | | | | | |
| edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. WR/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation 0 0 No queue operation 0 1 First opcode byte fetched from the queue 1 1 Subsequent byte fetched from the queue | ALE/QS0 | 61 | 0 | Addres | s Latch E | Enable/Queue Status 0 is provided by the processor to latch the | | | | | |
| immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. WR/QS1 63 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation 0 0 No queue operation 1 1 Subsequent byte fetched from the queue | | | | | | · · · · · · · · · · · · · · · · · · · | | | | | |
| earlier than in the 8086. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8086. Note that ALE is never floated. WR/QS1 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation O No queue operation First opcode byte fetched from the queue 1 Subsequent byte fetched from the queue | | | | | | | | | | | |
| WR/QS1 O Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation | | | | | | | | | | | |
| memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation | | | | T ₁ as ir | the 808 | 6. Note that ALE is never floated. | | | | | |
| LOW, and floats during HOLD. When the processor is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation | WR/QS1 | 63 | 0 | | | | | | | | |
| QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. QS1 QS0 Queue Operation 0 0 No queue operation 0 1 First opcode byte fetched from the queue 1 1 Subsequent byte fetched from the queue | | | | | | | | | | | |
| QS1 QS0 Queue Operation 0 0 No queue operation 0 1 First opcode byte fetched from the queue 1 1 Subsequent byte fetched from the queue | | | | | QS0 and WR/QS1 pins provide information about processor/instruction queue | | | | | | |
| 0 0 No queue operation 0 1 First opcode byte fetched from the queue 1 1 Subsequent byte fetched from the queue | | | | interact | interaction. | | | | | | |
| 0 1 First opcode byte fetched from the queue 1 Subsequent byte fetched from the queue | | | | QS1 | QS0 | Queue Operation | | | | | |
| 1 1 Subsequent byte fetched from the queue | | | | l | | | | | | | |
| | | | | | | l i i | | | | | |
| , , , , , , , , , , , , , , , , , , , | | | | | 0 | Empty the queue | | | | | |



Table 1. Pin Descriptions (Continued)

| Symbol | Pin No. | Туре | | | | Name and Function | | | | |
|------------------------|------------|------|------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| RD/QSMD | 62 | I/O | perfo befo durir the p To e | Read Strobe is an active LOW signal which indicates that the processor is performing a memory or I/O read cycle. It is guaranteed not to go LOW before the A/D bus is floated. An internal pull-up ensures that $\overline{\text{RD}}$ is HIGH during RESET. Following RESET the pin is sampled to determine whether the processor is to provide ALE, $\overline{\text{RD}}$, and $\overline{\text{WR}}$, or queue status information. To enable Queue Status Mode, $\overline{\text{RD}}$ must be connected to GND. $\overline{\text{RD}}$ will float during bus HOLD. | | | | | | |
| ARDY | 55 | _ | spac rising fallin Con | Asynchronous Ready informs the processor that the addressed memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUT, and is active HIGH. The falling edge of ARDY must be synchronized to the processor clock. Connecting ARDY HIGH will always assert the ready condition to the CPU. If this line is unused, it should be tied LOW to yield control to the SRDY pin. | | | | | | |
| SRDY | 49 | ı | space active relaxe the consignation Signation | Synchronous Ready informs the processor that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active-HIGH input synchronized to CLKOUT. The use of SRDY allows a relaxed system timing over ARDY. This is accomplished by elimination of the one-half clock cycle required to internally synchronize the ARDY input signal. Connecting SRDY high will always assert the ready condition to the CPU. If this line is unused, it should be tied LOW to yield control to the ARDY pin. | | | | | | |
| LOCK | 48 | 0 | cont requ of th prefi instr more code | LOCK output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is requested by the LOCK prefix instruction and is activated at the beginning of the first data cycle associated with the instruction following the LOCK prefix. It remains active until the completion of that instruction. No instruction prefetching will occur while LOCK is asserted. When executing more than one LOCK instruction, always make sure there are 6 bytes of code between the end of the first LOCK instruction and the start of the second LOCK instruction. LOCK is driven HIGH for one clock during RESET | | | | | | |
| <u>S0</u> | 52 | 0 | | | | S0-S2 are encoded to provide bus-transaction | | | | |
| <u>S1</u> <u>S2</u> | 53 54 | 0 | intor | matior | 1: | Dur Ourla Old and Information | | | | |
| 02 | | | <u>S2</u> | <u>S1</u> | <u>50</u> | Bus Cycle Status Information Bus Cycle Initiated | | | | |
| | | | 0 | 0 | 0 | Interrupt Acknowledge | | | | |
| | | | 0 | 0 | 1 | Read I/O | | | | |
| | | | 0 | | | | | | | |
| | | | - | 0 1 1 Halt | | | | | | |
| | | | 1 | 1 0 0 Instruction Fetch 1 0 1 Read Data from Memory | | | | | | |
| | | | 1 | 1 | 0 | Write Data to Memory | | | | |
| | | | 1 | 1 | 1 | Passive (no bus cycle) | | | | |
| | | | The | status | pins fl | oat during HOLD. | | | | |
| | | | l | | • | as a logical M/ $\overline{\text{IO}}$ indicator, and $\overline{\text{S1}}$ as a DT/ $\overline{\text{R}}$ indicator. | | | | |



Table 1. Pin Descriptions (Continued)

| Table 1. Fill Descriptions (Continued) | | | | | | | | |
|----------------------------------------|----------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Symbol | Pin No. | Туре | Name and Function | | | | | |
| HOLD HLDA | 50 51 | 0 | HOLD indicates that another bus master is requesting the local bus. The HOLD input is active HIGH. HOLD may be asynchronous with respect to the processor clock. The processor will issue a HLDA (HIGH) in response to a HOLD request at the end of T_4 or T_i . Simultaneous with the issuance of HLDA, the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will lower HLDA. When the processor needs to run another bus cycle, it will again drive the local bus and control lines. | | | | | |
| ŪCS | 34 | 0 | Upper Memory Chip Select is an active LOW output whenever a memory reference is made to the defined upper portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating UCS is software programmable. | | | | | |
| <u>ICS</u> | 33 | 0 | Lower Memory Chip Select is active LOW whenever a memory reference is made to the defined lower portion (1K-256K) of memory. This line is not floated during bus HOLD. The address range activating LCS is software programmable. | | | | | |
| MCS0 MCS1 MCS2 MCS3 | 38 37 36 35 | 0 0 0 | Mid-Range Memory Chip Select signals are active LOW when a memory reference is made to the defined mid-range portion of memory (8K-512K). These lines are not floated during bus HOLD. The address ranges activating MCS0-3 are software programmable. | | | | | |
| PCS0 PCS1 PCS2 PCS3 PCS4 | 25 27 28 29 30 | 0 0 0 0 | Peripheral Chip Select signals 0-4 are active LOW when a reference is made to the defined peripheral area (64 Kbyte I/O space). These lines are not floated during bus HOLD. The address ranges activating PCS0-4 are software programmable. | | | | | |
| PCS5/A1 | 31 | 0 | Peripheral Chip Select 5 or Latched A1 may be programmed to provide a sixth peripheral chip select, or to provide an internally latched A1 signal. The address range activating PCS5 is software-programmable. PCS5/A1 does not float during bus HOLD. When programmed to provide latched A1, this pin will retain the previously latched value during HOLD. | | | | | |
| PCS6/A2 | 32 | 0 | Peripheral Chip Select 6 or Latched A2 may be programmed to provide a seventh peripheral chip select, or to provide an internally latched A2 signal. The address range activating PCS6 is software programmable. PCS6/A2 does not float during bus HOLD. When programmed to provide latched A2, this pin will retain the previously latched value during HOLD. | | | | | |
| DT/R | 40 | 0 | Data Transmit/Receive controls the direction of data flow through an external data bus transceiver. When LOW, data is transferred to the processor. When HIGH, the processor places write data on the data bus. | | | | | |
| DEN | 39 | 0 | Data Enable is provided as a data bus transceiver <u>outp</u> ut enable. <u>DEN</u> is active LOW during each memory and I/O access. <u>DEN</u> is HIGH whenever DT/R changes state. During RESET, <u>DEN</u> is driven HIGH for one clock, then floated. <u>DEN</u> also floats during HOLD. | | | | | |



FUNCTIONAL DESCRIPTION

Introduction

The following Functional Description describes the base architecture of the 80186. The 80186 is a very high integration 16-bit microprocessor. It combines 15–20 of the most common microprocessor system components onto one chip while providing twice the performance of the standard 8086. The 80186 is object code compatible with the 8086/8088 microprocessors and adds 10 new instruction types to the 8086/8088 instruction set.

For more detailed information on the architecture, please refer to the 80C186XL/80C188XL User's Manual. The 80186 and the 80186XL devices are functionally and register compatible.

CLOCK GENERATOR

The processor provides an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-by-two counter, synchronous and asynchronous ready inputs, and reset circuitry.

Oscillator

The oscillator circuit is designed to be used with a parallel resonant fundamental mode crystal. This is used as the time base for the processor. The crystal frequency selected will be double the CPU clock frequency. Use of an LC or RC circuit is not recommended with this oscillator. If an external oscillator is used, it can be connected directly to the input pin X1 in lieu of a crystal. The output of the oscillator is not directly available outside the processor. The recommended crystal configuration is shown in Figure 5.




Figure 5. Recommended Crystal Configuration

Intel recommends the following values for crystal selection parameters:

Temperature Range: 0 to 70°C ESR (Equivalent Series Resistance): 30Ω max C_0 (Shunt Capacitance of Crystal): 7.0 pf max C_1 (Load Capacitance): 20 pf \pm 2 pf Drive Level: 1 mW max

Clock Generator

The clock generator provides the 50% duty cycle processor clock for the processor. It does this by dividing the oscillator output by 2 forming the symmetrical clock. If an external oscillator is used, the state of the clock generator will change on the falling edge of the oscillator signal. The CLKOUT pin provides the processor clock signal for use outside the device. This may be used to drive other system components. All timings are referenced to the output clock.

READY Synchronization

The processor provides both synchronous and asynchronous ready inputs. In addition, the processor, as part of the integrated chip-select logic, has the capability to program WAIT states for memory and peripheral blocks.

RESET Logic

The processor provides both a RES input pin and a synchronized RESET output pin for use with other system components. The RES input pin is provided with hysteresis in order to facilitate power-on Reset generation via an RC network. RESET output is guaranteed to remain active for at least five clocks given a RES input of at least six clocks.

LOCAL BUS CONTROLLER

The processor provides a local bus controller to generate the local bus control signals. In addition, it employs a HOLD/HLDA protocol for relinquishing the local bus to other bus masters. It also provides outputs that can be used to enable external buffers and to direct the flow of data on and off the local bus.



Memory/Peripheral Control

The processor provides ALE, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ bus control signals. The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are used to strobe data from memory or I/O to the processor or to strobe data from the processor to memory or I/O. The ALE line provides a strobe to latch the address when it is valid. The local bus controller does not provide a memory/ $\overline{\text{I/O}}$ signal. If this is required, use the $\overline{\text{S2}}$ signal (which will require external latching), make the memory and I/O spaces nonoverlapping, or use only the integrated chip-select circuitry.

Local Bus Arbitration

The processor uses a HOLD/HLDA system of local bus exchange. This provides an asynchronous bus exchange mechanism. This means multiple masters utilizing the same bus can operate at separate clock frequencies. The processor provides a single HOLD/HLDA pair through which all other bus masters may gain control of the local bus. External circuitry must arbitrate which external device will gain control of the bus when there is more than one alternate local bus master. When the processor relinquishes control of the local bus, it floats $\overline{\text{DEN}}, \overline{\text{RD}}, \overline{\text{ND}}, \overline{\text{ND}}, \overline{\text{SO}}-\overline{\text{SZ}}, \overline{\text{LOCK}}, \text{AD0-AD15} \text{ (AD0-AD7)}, A16-A19 \text{ (A8-A19)}, \overline{\text{BHE}} \text{ (S7)}, \text{ and DT/$\overline{\text{R}}$ to allow another master to drive these lines directly.}$

Local Bus Controller and Reset

During RESET the local bus controller will perform the following action:

Drive DEN, RD, and WR HIGH for one clock cycle, then float.

NOTE:

RD is also provided with an internal pull-up device to prevent the processor from inadvertently entering Queue Status Mode during RESET.

- Drive S0-S2 to the inactive state (all HIGH) and then float.
- Drive LOCK HIGH and then float.
- Float AD0-15 (AD0-AD7), A16-19 (A8-A19), BHE (S7), DT/R.
- Drive ALE LOW (ALE is never floated).
- Drive HLDA LOW.

PERIPHERAL ARCHITECTURE

All of the integrated peripherals are controlled by 16-bit registers contained within an internal 256-byte control block. The control block may be mapped into

either memory or I/O space. Internal logic will recognize control block addresses and respond to bus cycles. During bus cycles to internal registers, the bus controller will signal the operation externally (i.e., the $\overline{\text{RD}}, \overline{\text{WR}},$ status, address, data, etc., lines will be driven as in a normal bus cycle), but D₁₅₋₀ (D₇₋₀), SRDY, and ARDY will be ignored. The base address of the control block must be on an even 256-byte boundary (i.e., the lower 8 bits of the base address are all zeros).

The control block base address is programmed by a 16-bit relocation register contained within the control block at offset FEH from the base address of the control block. It provides the upper 12 bits of the base address of the control block.

In addition to providing relocation information for the control block, the relocation register contains bits which place the interrupt controller into Slave Mode, and cause the CPU to interrupt upon encountering ESC instructions.

Chip-Select/Ready Generation Logic

The processor contains logic which provides programmable chip-select generation for both memories and peripherals. In addition, it can be programmed to provide READY (or WAIT state) generation. It can also provide latched address bits A1 and A2. The chip-select lines are active for all memory and I/O cycles in their programmed areas, whether they be generated by the CPU or by the integrated DMA unit.

MEMORY CHIP SELECTS

The processor provides 6 memory chip select outputs for 3 address areas; upper memory, lower memory, and midrange memory. One each is provided for upper memory and lower memory, while four are provided for midrange memory.

UPPER MEMORY CS

The processor provides a chip select, called \overline{UCS} , for the top of memory. The top of memory is usually used as the system memory because after reset the processor begins executing at memory location FFFF0H.

LOWER MEMORY CS

The processor provides a chip select for low memory called \overline{LCS} . The bottom of memory contains the interrupt vector table, starting at location 00000H.



The lower limit of memory defined by this chip select is always 0H, while the upper limit is programmable. By programming the upper limit, the size of the memory block is defined.

MID-RANGE MEMORY CS

The processor provides four $\overline{\text{MCS}}$ lines which are active within a user-locatable memory block. This block can be located within the 1-Mbyte memory address space exclusive of the areas defined by $\overline{\text{UCS}}$ and $\overline{\text{LCS}}$. Both the base address and size of this memory block are programmable.

PERIPHERAL CHIP SELECTS

The processor can generate chip selects for up to seven peripheral devices. These chip selects are active for seven contiguous blocks of 128 bytes above a programmable base address. The base address may be located in either memory or I/O space. Seven $\overline{\text{CS}}$ lines called $\overline{\text{PCSO}}$ –6 are generated by the processor. $\overline{\text{PCSS}}$ and $\overline{\text{PCSO}}$ can also be programmed to provide latched address bits A1 and A2. If so programmed, they cannot be used as peripheral selects. These outputs can be connected directly to the A0 and A1 pins used for selecting internal registers of 8-bit peripheral chips.

READY GENERATION LOGIC

The processor can generate a READY signal internally for each of the memory or peripheral \overline{CS} lines. The number of WAIT states to be inserted for each peripheral or memory is programmable to provide 0–3 wait states for all accesses to the area for which the chip select is active. In addition, the processor may be programmed to either ignore external READY for each chip-select range individually or to factor external READY with the integrated ready generator.

CHIP SELECT/READY LOGIC AND RESET

Upon RESET, the Chip-Select/Ready Logic will perform the following actions:

• All chip-select outputs will be driven HIGH.

- Upon leaving RESET, the UCS line will be programmed to provide chip selects to a 1K block with the accompanying READY control bits set at 011 to insert 3 wait states in conjunction with external READY (i.e., UMCS resets to FFFBH).
- No other chip select or READY control registers have any predefined values after RESET. They will not become active until the CPU accesses their control registers. Both the PACS and MPCS registers must be accessed before the PCS lines will become active.

DMA Channels

The DMA controller provides two independent DMA channels. Data transfers can occur between memory and I/O spaces (e.g., Memory to I/O) or within the same space (e.g., Memory to Memory or I/O to I/O). Data can be transferred either in bytes or in words (80186 only) to or from even or odd addresses. Each DMA channel maintains both a 20-bit source and destination pointer which can be optionally incremented or decremented after each data transfer (by one or two depending on byte or word transfers). Each data transfer consumes 2 bus cycles (a minimum of 8 clocks), one cycle to fetch data and the other to store data. This provides a maximum data transfer rate of 1.25 Mword/sec or 2.5 Mbytes/sec at 10 MHz (half of this rate for the 80188).

DMA CHANNELS AND RESET

Upon RESET, the DMA channels will perform the following actions:

- The Start/Stop bit for each channel will be reset to STOP.
- · Any transfer in progress is aborted.

Timers

The processor provides three internal 16-bit programmable timers. Two of these are highly flexible and are connected to four external pins (2 per timer). They can be used to count external events, time external events, generate nonrepetitive waveforms, etc. The third timer is not connected to any external pins, and is useful for real-time coding and time delay applications. In addition, the third timer can be used as a prescaler to the other two, or as a DMA request source.



TIMERS AND RESET

Upon RESET, the Timers will perform the following actions:

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going high.

Interrupt Controller

The processor can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge these requests on a priority basis, for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The interrupt controller has its own control register that sets the mode of operation for the controller.

INTERRUPT CONTROLLER AND RESET

Upon RESET, the interrupt controller will perform the following actions:

- All SFNM bits reset to 0, implying Fully Nested Mode
- All PR bits in the various control registers set to 1.
 This places all sources at lowest priority (level 111)
- All LTM bits reset to 0, resulting in edge-sense mode.
- All Interrupt Service bits reset to 0.
- All Interrupt Request bits reset to 0.
- All MSK (Interrupt Mask) bits set to 1 (mask).
- All C (Cascade) bits reset to 0 (non-Cascade).
- All PRM (Priority Mask) bits set to 1, implying no levels masked.
- Initialized to Master Mode.






Figure 6. Typical 80186/80188 Computer






Figure 7. Typical 80186/80188 Multi-Master Bus Interface



ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature under Bias0°C to 70°C |
|---------------------------------------------------------------------------|
| Storage Temperature $\dots -65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ |
| Voltage on any Pin with Respect to Ground1.0V to +7V |
| Power Dissipation3W |

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0°C to +70°C, V_{CC} = 5V \pm 10%) Applicable to 8 MHz and 10 MHz devices.

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|------------------|------------------------------------------------|------|-----------------------|-------|-------------------------------------------------------------------------------------------------------------|
| V _{IL} | Input Low Voltage | -0.5 | +0.8 | V | |
| V _{IH} | Input High Voltage (All except X1 and (RES) | 2.0 | V _{CC} + 0.5 | V | |
| V _{IH1} | Input High Voltage (RES) | 3.0 | V _{CC} + 0.5 | V | |
| V _{OL} | Output Low Voltage | | 0.45 | V | $I_a = 2.5 \text{ mA for } \overline{\$0} - \overline{\$2}$ $I_a = 2.0 \text{ mA for all other Outputs}$ |
| V _{OH} | Output High Voltage | 2.4 | | V | $I_{oa} = -400 \mu A$ |
| Icc | Power Supply Current | | 600* | mA | $T_A = -40^{\circ}C$ |
| | | | 550 | mA | $T_A = 0$ °C |
| | | | 415 | mA | $T_A = +70^{\circ}C$ |
| I _{LI} | Input Leakage Current | | ±10 | μΑ | $0V < V_{IN} < V_{CC}$ |
| ILO | Output Leakage Current | | ±10 | μΑ | $0.45V < V_{OUT} < V_{CC}$ |
| V _{CLO} | Clock Output Low | | 0.6 | V | $I_a = 4.0 \text{ mA}$ |
| V _{CHO} | Clock Output High | 4.0 | | V | $I_{oa} = -200 \mu A$ |
| V _{CLI} | Clock Input Low Voltage | -0.5 | 0.6 | V | |
| V _{CHI} | Clock Input High Voltage | 3.9 | V _{CC} + 1.0 | V | |
| C _{IN} | Input Capacitance | | 10 | pF | |
| C _{IO} | I/O Capacitance | | 20 | pF | |

^{*}For extended temperature parts only.



A.C. CHARACTERISTICS (T_A = 0° C to $+70^{\circ}$ C, V_{CC} = 5V $\pm 10\%$) Timing Requirements All Timings Measured At 1.5V Unless Otherwise Noted.

| Comple el | Doromotor | 8 MHz | : | 10 MH: | z | I I mida | Test |
|---------------------|------------------------------------------------------------------|-------|-----|--------|-----|----------|------------|
| Symbol | Parameter | Min | Max | Min | Max | Units | Conditions |
| T _{DVCL} | Data in Setup (A/D) | 20 | | 15 | | ns | |
| T _{CLDX} | Data in Hold (A/D) | 10 | | 8 | | ns | |
| T _{ARYHCH} | Asynchronous Ready (ARDY) Active Setup Time ⁽¹⁾ | 20 | | 15 | | ns | |
| T _{ARYLCL} | ARDY Inactive Setup Time | 35 | | 25 | | ns | |
| T _{CLARX} | ARDY Hold Time | 15 | | 15 | | ns | |
| T _{ARYCHL} | Asynchronous Ready Inactive Hold Time | 15 | | 15 | | ns | |
| T _{SRYCL} | Synchronous Ready (SRDY) Transition Setup Time ⁽²⁾ | 20 | | 20 | | ns | |
| T _{CLSRY} | SRDY Transition Hold Time ⁽²⁾ | 15 | | 15 | | ns | |
| T _{HVCL} | HOLD Setup(1) | 25 | | 20 | | ns | |
| T _{INVCH} | INTR, NMI, TEST, TIM IN, Setup ⁽¹⁾ | 25 | | 25 | | ns | |
| T _{INVCL} | DRQ0, DRQ1, Setup(1) | 25 | | 20 | | ns | |

Master Interface Timing Responses

| T _{CLAV} | Address Valid Delay | 5 | 55 | 5 | 44 | ns | C _L = 20 pF-200 pF |
|--------------------|-----------------------------------------|-----------------------|----|-----------------------|----|----|-----------------------------------------------|
| T _{CLAX} | Address Hold | 10 | | 10 | | ns | all Outputs (Except T _{CLTMV}) @ |
| T _{CLAZ} | Address Float Delay | T _{CLAX} | 35 | T _{CLAX} | 30 | ns | 8 MHz and 10 MHz |
| T _{CHCZ} | Command Lines Float Delay | | 45 | | 40 | ns | |
| T _{CHCV} | Command Lines Valid Delay (after Float) | | 55 | | 45 | ns | |
| T _{LHLL} | ALE Width | T _{CLCL} -35 | | T _{CLCL} -30 | | ns | |
| T _{CHLH} | ALE Active Delay | | 35 | | 30 | ns | |
| T _{CHLL} | ALE Inactive Delay | | 35 | | 30 | ns | |
| T _{LLAX} | Address Hold from ALE Inactive | T _{CHCL} -25 | | T _{CHCL} -20 | | ns | |
| T _{CLDV} | Data Valid Delay | 10 | 44 | 10 | 40 | ns | |
| T _{CLDOX} | Data Hold Time | 10 | | 10 | | ns | |
| T _{WHDX} | Data Hold after WR | T _{CLCL} -40 | | T _{CLCL} -34 | | ns | |
| T _{CVCTV} | Control Active Delay 1 | 5 | 50 | 5 | 40 | ns | |
| T _{CHCTV} | Control Active Delay 2 | 10 | 55 | 10 | 44 | ns | |
| T _{CVCTX} | Control Inactive Delay | 5 | 55 | 5 | 44 | ns | |
| T _{CVDEX} | DEN Inactive Delay (Non-Write Cycle) | 10 | 70 | 10 | 56 | ns | |

To guarantee recognition at next clock.
 To guarantee proper operation.



A.C. CHARACTERISTICS (T_A = 0°C to +70°C, V_CC = 5V ± 10 %) (Continued) Master Interface Timing Responses (Continued)

| | | 8 MHz | | 10 MHz | | | Test |
|---------------------|-------------------------------------------|---------------------------|-----|---------------------------|-----|-------|----------------------------|
| Symbol | Parameter | Min | Max | Min | Max | Units | Conditions |
| T _{AZRL} | Address Float to RD Active | 0 | | 0 | | ns | |
| T _{CLRL} | RD Active Delay | 10 | 70 | 10 | 56 | ns | |
| T _{CLRH} | RD Inactive Delay | 10 | 55 | 10 | 44 | ns | |
| T _{RHAV} | RD Inactive to Address Active | T _{CLCL} -40 | | T _{CLCL} -40 | | ns | |
| T _{CLHAV} | HLDA Valid Delay | 5 | 50 | 5 | 40 | ns | |
| T _{RLRH} | RD Width | 2T _{CLCL} -50 | | 2T _{CLCL} -46 | | ns | |
| T_{WLWH} | WR Width | 2T _{CLCL} -40 | | 2T _{CLCL} -34 | | ns | |
| T _{AVLL} | Address Valid to ALE Low | T _{CLCH} -25 | | T _{CLCH} -19 | | ns | |
| T _{CHSV} | Status Active Delay | 10 | 55 | 10 | 45 | ns | |
| T _{CLSH} | Status Inactive Delay | 10 | 65 | 10 | 50 | ns | |
| T _{CLTMV} | Timer Output Delay | | 60 | | 48 | ns | 100 pF max @ 8 & 10 MHz |
| T _{CLRO} | Reset Delay | | 60 | | 48 | ns | |
| T _{CHQSV} | Queue Status Delay | | 35 | | 28 | ns | |
| T _{CHDX} | Status Hold Time | 10 | | 10 | | ns | |
| T _{AVCH} | Address Valid to Clock High | 10 | | 10 | | ns | |
| T _{CLLV} | LOCK Valid/Invalid Delay | 5 | 65 | 5 | 60 | ns | |
| Chip-Selec | t Timing Responses | | • | | | • | |
| T _{CLCSV} | Chip-Select Active Delay | | 66 | | 45 | ns | |
| T _{CXCSX} | Chip-Select Hold from Command Inactive | 35 | | 35 | | ns | |
| T _{CHCSX} | Chip-Select Inactive Delay | 5 | 35 | 5 | 32 | ns | |
| CLKIN Rec | quirements | | • | | • | | |
| T _{CKIN} | CLKIN Period | 62.5 | 250 | 50 | 250 | ns | |
| T _{CKHL} | CLKIN Fall Time | | 10 | | 10 | ns | 3.5 to 1.0V |
| T _{CKLH} | CLKIN Rise Time | | 10 | | 10 | ns | 1.0 to 3.5V |
| T _{CLCK} | CLKIN Low Time | 25 | | 20 | | ns | 1.5V |
| T _{CHCK} | CLKIN High Time | 25 | | 20 | | ns | 1.5V |
| CLKOUT T | iming (200 pF load) | | • | • | | | |
| T _{CICO} | CLKIN to CLKOUT Skew | | 50 | | 25 | ns | |
| T _{CLCL} | CLKOUT Period | 125 | 500 | 100 | 500 | ns | |
| T _{CLCH} | CLKOUT Low Time | ½ T _{CLCL} - 7.5 | | ½ T _{CLCL} − 6.0 | | ns | 1.5V |
| T _{CHCL} | CLKOUT High Time | ½ T _{CLCL} - 7.5 | | ½ T _{CLCL} − 6.0 | | ns | 1.5V |
| T _{CH1CH2} | CLKOUT Rise Time | | 15 | | 12 | ns | 1.0 to 3.5V |
| T _{CL2CL1} | CLKOUT Fall Time | | 15 | | 12 | ns | 3.5 to 1.0V |



EXPLANATION OF THE AC SYMBOLS

Each timing symbol has from 5 to 7 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

ARY: Asynchronous Ready Input

C: Clock Output CK: Clock Input CS: Chip Select

CS: Chip Select CT: Control (DT/R, DEN, ...)

D: Data Input
DE: DEN

H: Logic Level High

IN: Input (DRQ0, TIM0, ...)
L: Logic Level Low or ALE

O: Output

QS: Queue Status (QS1, QS2)
R: RD signal, RESET signal
S: Status (S0, S1, S2)
SRY: Synchronous Ready Input

V: Valid W: WR Signal

X: No Longer a Valid Logic Level

Z: Float


Examples:

 T_{CLAV} — Time from Clock low to Address valid T_{CHLH} — Time from Clock high to ALE high T_{CLCSV} — Time from Clock low to Chip Select valid




WAVEFORMS

MAJOR CYCLE TIMING






MAJOR CYCLE TIMING (Continued)




- 1. INTA occurs one clock later in slave mode.
- 2. Status inactive just prior to T₄.
- 3. If latched A1 and A2 are selected instead of PCS5 and PCS6, only T_{CLCSV} is applicable.
 4. Pin names in parentheses apply to the 80188.


















HOLD/HLDA TIMING (Entering Hold)




HOLD/HLDA TIMING (Leaving Hold)



272430-16

NOTE:





EXPRESS

The Intel EXPRESS system offers enhancements to the operational specifications of the microprocessor. EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range without burn-in.

With the commercial standard temperature range operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic, for a minimum time of 160 hours at $+125^{\circ}\text{C}$ with V $_{\text{CC}}=5.5\text{V}\pm0.25\text{V},$ following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 2. All A.C. and D.C. specifications not mentioned in this section are the same for both commercial and EXPRESS parts.

Table 2. Prefix Identification

| Prefix | Package Type | Temperature Range | Burn-In |
|--------|-----------------|----------------------|---------|
| Α | PGA | Commercial | No |
| N | PLCC | Commercial | No |
| R | LCC | Commercial | No |
| TA | PGA | Extended | No |
| QA | PGA | Commercial | Yes |
| QR | LCC | Commercial | Yes |

NOTE:

Not all package/temperature range/speed combinations are available.



EXECUTION TIMINGS

A determination of program execution timing must consider the bus cycles necessary to prefetch instructions as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- No wait states or bus HOLDS occur.
- All word-data is located on even-address boundaries

All instructions which involve memory accesses can also require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the bus interface unit (BIU) and execution unit.

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address

The 80186 has sufficient bus performance to ensure that an adequate number of prefetched bytes will reside in the queue (6 bytes) most of the time. Therefore, actual program execution time will not be substantially greater than that derived from adding the instruction timings shown.

The 80188 is noticeably limited in its performance relative to the execution unit. A sufficient number of prefetched bytes may not reside in the prefetch queue (4 bytes) much of the time. Therefore, actual program execution time may be substantially greater than that derived from adding the instruction timings shown



INSTRUCTION SET SUMMARY

| Function | | Fo | 80186 Clock Cycles | 80188 Clock Cycles | Comments | | |
|-------------------------------------|-----------------|---------------|--------------------------|--------------------------|----------|-------|----------|
| DATA TRANSFER MOV = Move: | | | | | | | |
| Register to Register/Memory | 1000100w | mod reg r/m | | | 2/12 | 2/12* | |
| Register/memory to register | 1000101w | mod reg r/m | | | 2/9 | 2/9* | |
| Immediate to register/memory | 1100011w | mod 000 r/m | data | data if w=1 | 12/13 | 12/13 | 8/16-bit |
| Immediate to register | 1011w reg | data | data if w=1 |] | 3/4 | 3/4 | 8/16-bit |
| Memory to accumulator | 1010000w | addr-low | addr-high |] | 8 | 8* | |
| Accumulator to memory | 1010001w | addr-low | addr-high |] | 9 | 9* | |
| Register/memory to segment register | 10001110 | mod 0 reg r/m | | | 2/9 | 2/13 | |
| Segment register to register/memory | 10001100 | mod 0 reg r/m | | | 2/11 | 2/15 | |
| PUSH = Push: | | | | | | | |
| Memory | 11111111 | mod 1 1 0 r/m | | | 16 | 20 | |
| Register | 01010 reg | | | | 10 | 14 | |
| Segment register | 0 0 0 reg 1 1 0 | | | | 9 | 13 | |
| Immediate | 011010s0 | data | data if s = 0 | | 10 | 14 | |
| PUSHA = Push All | 01100000 | | | | 36 | 68 | |
| POP = Pop: | | | | | | | |
| Memory | 10001111 | mod 0 0 0 r/m | | | 20 | 24 | |
| Register | 01011 reg | | | | 10 | 14 | |
| Segment register | 0 0 0 reg 1 1 1 | (reg≠01) | | | 8 | 12 | |
| POPA = Pop All | 01100001 | | | | 51 | 83 | |
| XCHG = Exchange: | | | | | | | |
| Register/memory with register | 1000011w | mod reg r/m | | | 4/17 | 4/17* | |
| Register with accumulator | 10010 reg | | | | 3 | 3 | |
| IN = Input from: | | | | | | | |
| Fixed port | 1110010w | port | | | 10 | 10* | |
| Variable port | 1110110w | | | | 8 | 8* | |
| OUT = Output to: | | | | | | | |
| Fixed port | 1110011w | port | | | 9 | 9* | |
| Variable port | 1110111w | | | | 7 | 7* | |
| XLAT = Translate byte to AL | 11010111 | | | | 11 | 15 | |
| LEA = Load EA to register | 10001101 | mod reg r/m | | | 6 | 6 | |
| LDS = Load pointer to DS | 11000101 | mod reg r/m | (mod≠11) | | 18 | 26 | |
| LES = Load pointer to ES | 11000100 | mod reg r/m | (mod≠11) | | 18 | 26 | |
| LAHF = Load AH with flags | 10011111 | | | | 2 | 2 | |
| SAHF = Store AH into flags | 10011110 | | | | 3 | 3 | |
| PUSHF = Push flags | 10011100 | | | | 9 | 13 | |
| POPF = Pop flags | 10011101 | | | | 8 | 12 | |

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

NOTE: *Clock cycles shown for byte transfers, for word operations, add 4 clock cycles for each memory transfer.



| Function | | Fo | rmat | | 80186 Clock Cycles | 80188 Clock Cycles | Comments |
|--------------------------------------------------------------|---------------|---------------|-------------|----------------|----------------------------------|-----------------------------------|----------|
| DATA TRANSFER (Continued) SEGMENT = Segment Override: | | | | | • | | |
| cs | 00101110 | | | | 2 | 2 | |
| ss | 00110110 | | | | 2 | 2 | |
| DS | 00111110 | | | | 2 | 2 | |
| ES | 00100110 | | | | 2 | 2 | |
| ARITHMETIC ADD = Add: | | l | | | _ | _ | |
| Reg/memory with register to either | 00000dw | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate to register/memory | 100000sw | mod 0 0 0 r/m | data | data if s w=01 | 4/16 | 4/16* | |
| Immediate to accumulator | 0000010w | data | data if w=1 |] | 3/4 | 3/4 | 8/16-bit |
| ADC = Add with carry: | | | | | | | |
| Reg/memory with register to either | 000100dw | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate to register/memory | 100000sw | mod 0 1 0 r/m | data | data if s w=01 | 4/16 | 4/16* | |
| Immediate to accumulator | 0001010w | data | data if w=1 |] | 3/4 | 3/4 | 8/16-bit |
| INC = Increment: | | | | | | | |
| Register/memory | 1111111w | mod 0 0 0 r/m | | | 3/15 | 3/15* | |
| Register | 0 1 0 0 0 reg | | | | 3 | 3 | |
| SUB = Subtract: | | | | | | | |
| Reg/memory and register to either | 001010dw | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate from register/memory | 100000sw | mod 1 0 1 r/m | data | data if s w=01 | 4/16 | 4/16* | |
| Immediate from accumulator | 0010110w | data | data if w=1 |] | 3/4 | 3/4 | 8/16-bit |
| SBB = Subtract with borrow: | | | | | | | |
| Reg/memory and register to either | 000110dw | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate from register/memory | 100000sw | mod 0 1 1 r/m | data | data if s w=01 | 4/16 | 4/16* | |
| Immediate from accumulator | 0001110w | data | data if w=1 | | 3/4 | 3/4 | 8/16-bit |
| DEC = Decrement | | | | | | | |
| Register/memory | 1111111w | mod 0 0 1 r/m | | | 3/15 | 3/15* | |
| Register | 01001 reg | | | | 3 | 3 | |
| CMP = Compare: | 0011101 | | | | 0/40 | 0/40* | |
| Register/memory with register | 0011101w | mod reg r/m | | | 3/10 | 3/10* | |
| Register with register/memory | 0011100w | mod reg r/m | | T | 3/10 | 3/10* | |
| Immediate with register/memory | 100000sw | mod 1 1 1 r/m | data | data if s w=01 | 3/10 | 3/10* | |
| Immediate with accumulator | 0011110w | data | data if w=1 | J | 3/4 | 3/4 | 8/16-bit |
| NEG = Change sign register/memory | 1111011w | mod 0 1 1 r/m | | | 3/10 | 3/10* | |
| AAA = ASCII adjust for add | 00110111 | | | | 8 | 8 | |
| DAA = Decimal adjust for add | 00100111 | | | | 4 | 4 | |
| AAS = ASCII adjust for subtract | 00111111 | | | | 7 | 7 | |
| DAS = Decimal adjust for subtract | 00101111 | | | | 4 | 4 | |
| MUL = Multiply (unsigned): | 1111011w | mod 100 r/m | | | | | |
| Register-Byte Register-Word Memory-Byte Memory-Word | | | | | 26-28 35-37 32-34 41-43 | 26-28 35-37 32-34 41-43* | |

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

NOTE

*Clock cycles shown for byte transfers, for word operations, add 4 clock cycles for each memory transfer.



| Function SET | Format | | | | | 80188 Clock | Comments |
|--------------------------------------------------------------|----------|-------------------------------------------------------------------------------------------|---------------|---------------|----------------------------------|-----------------------------------|----------|
| | | | | | Cycles | Cycles | |
| ARITHMETIC (Continued) IMUL = Integer multiply (signed): | 1111011w | mod 1 0 1 r/m | | | | | |
| Register-Byte Register-Word Memory-Byte Memory-Word | TTTTTW | 11100 1 0 1 17111 | | | 25-28 34-37 31-34 40-43 | 25-28 34-37 31-34 40-43* | |
| IMUL = Integer Immediate multiply (signed) | 011010s1 | mod reg r/m | data | data if s=0 | 22-25/ 29-32 | 22-25/ 29-32 | |
| DIV = Divide (unsigned): | 1111011w | mod 1 1 0 r/m | | | | | |
| Register-Byte Register-Word Memory-Byte Memory-Word | | | | | 29 38 35 44 | 29 38 35 44* | |
| IDIV = Integer divide (signed): | 1111011w | mod 1 1 1 r/m | | | | | |
| Register-Byte Register-Word Memory-Byte Memory-Word | | | | | 44–52 53–61 50–58 59–67 | 44–52 53–61 50–58 59–67* | |
| AAM = ASCII adjust for multiply | 11010100 | 00001010 | | | 19 | 19 | |
| AAD = ASCII adjust for divide | 11010101 | 00001010 | | | 15 | 15 | |
| CBW = Convert byte to word | 10011000 | | | | 2 | 2 | |
| CWD = Convert word to double word | 10011001 | | | | 4 | 4 | |
| LOGIC Shift/Rotate Instructions: | | | | | | | |
| Register/Memory by 1 | 1101000w | mod TTT r/m | | | 2/15 | 2/15 | |
| Register/Memory by CL | 1101001w | mod TTT r/m | | | 5+n/17+n | 5+n/17+n | |
| Register/Memory by Count | 1100000w | mod TTT r/m | count | | 5+n/17+n | 5+n/17+n | |
| | | TTT Instruction 0 0 0 ROL 0 0 1 ROR 0 1 0 RCL 0 1 1 RCR 1 0 0 SHL/SAL 1 0 1 SHR 1 1 1 SAR | | | | | |
| AND = And: | | | ĺ | | | | |
| Reg/memory and register to either | 001000dw | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate to register/memory | 1000000w | mod 1 0 0 r/m | data | data if w = 1 | 4/16 | 4/16* | |
| Immediate to accumulator | 0010010w | data | data if w = 1 | | 3/4 | 3/4 | 8/16-bit |
| TEST = And function to flags, no resu | | . , | 1 | | 0/10 | 0/40* | |
| Register/memory and register | 1000010w | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate data and register/memory | 1111011w | mod 0 0 0 r/m | data | data if w = 1 | 4/10 | 4/10* | |
| Immediate data and accumulator | 1010100w | data | data if w = 1 | J | 3/4 | 3/4 | 8/16-bit |
| OR = Or: Reg/memory and register to either | 000010dw | mod reg r/m | | | 3/10 | 3/10* | |
| | 1000000w | mod reg r/m mod 0 0 1 r/m | deta | data if w = 1 | 4/16 | 4/16* | |
| Immediate to register/memory | | | data | uata ii w – i | | | 0/40 54 |
| Immediate to accumulator | 0000110w | data | data if w=1 | J | 3/4 | 3/4 | 8/16-bit |

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

NOTE: *Clock cycles shown for byte transfers, for word operations, add 4 clock cycles for each memory transfer.



| Function | | Fo | rmat | | 80186 Clock Cycles | 80188 Clock Cycles | Comments |
|-----------------------------------------|-----------------|---------------|-----------------|-------------|--------------------------|--------------------------|----------|
| LOGIC (Continued) XOR = Exclusive or: | | | | | | | |
| Reg/memory and register to either | 001100dw | mod reg r/m | | | 3/10 | 3/10* | |
| Immediate to register/memory | 1000000w | mod 1 1 0 r/m | data | data if w=1 | 4/16 | 4/16* | |
| Immediate to accumulator | 0011010w | data | data if w=1 | | 3/4 | 3/4 | 8/16-bit |
| NOT = Invert register/memory | 1111011w | mod 0 1 0 r/m | | | 3/10 | 3/10* | |
| STRING MANIPULATION | | | | | | | |
| MOVS = Move byte/word | 1010010w | | | | 14 | 14* | |
| CMPS = Compare byte/word | 1010011w | | | | 22 | 22* | |
| SCAS = Scan byte/word | 1010111w | | | | 15 | 15* | |
| LODS = Load byte/wd to AL/AX | 1010110w | | | | 12 | 12* | |
| STOS = Store byte/wd from AL/AX | 1010101w | | | | 10 | 10* | |
| INS = Input byte/wd from DX port | 0110110w | | | | 14 | 14 | |
| OUTS = Output byte/wd to DX port | 0110111w | | | | 14 | 14 | |
| Repeated by count in CX (REP/REPE/I | REPZ/REPNE/REPN | NZ) | | | | | |
| MOVS = Move string | 11110010 | 1010010w | | | 8+8n | 8+8n* | |
| CMPS = Compare string | 1111001z | 1010011w | | | 5+22n | 5+22n* | |
| SCAS = Scan string | 1111001z | 1010111w | | | 5+15n | 5+15n* | |
| LODS = Load string | 11110010 | 1010110w | | | 6+11n | 6+11n* | |
| STOS = Store string | 11110010 | 1010101w | | | 6+9n | 6+9n* | |
| INS = Input string | 11110010 | 0110110w | | | 8+8n | 8+8n* | |
| OUTS = Output string | 11110010 | 0110111w | | | 8+8n | 8+8n* | |
| CONTROL TRANSFER | | | | | | | |
| CALL = Call: | | | | | | | |
| Direct within segment | 11101000 | disp-low | disp-high | | 15 | 19 | |
| Register/memory | 11111111 | mod 0 1 0 r/m | | | 13/19 | 17/27 | |
| indirect within segment | | | | | | | |
| Direct intersegment | 10011010 | segmer | t offset | | 23 | 31 | |
| | | segment | selector | | | | |
| Indirect intersegment | 11111111 | mod 0 1 1 r/m | (mod ≠ 11) | | 38 | 54 | |
| JMP = Unconditional jump: | | | | | | | |
| Short/long | 11101011 | disp-low | | | 14 | 14 | |
| Direct within segment | 11101001 | disp-low | disp-high | | 14 | 14 | |
| Register/memory indirect within segment | 11111111 | mod 1 0 0 r/m | | | 11/17 | 11/21 | |
| Direct intersegment | 11101010 | segmer | | | 14 | 14 | |
| | | segment | selector | | | | |
| Indirect intersegment | 11111111 | mod 1 0 1 r/m | $(mod \neq 11)$ | | 26 | 34 | |

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

NOTE:*Clock cycles shown for byte transfers, for word operations, add 4 clock cycles for each memory transfer.



| Function | | Format | t | | 80186 Clock Cycles | 80188 Clock Cycles | Comments |
|------------------------------------------------------|----------|-------------|-----------|---|--------------------------|--------------------------|----------------------|
| CONTROL TRANSFER (Continued) RET = Return from CALL: | | | | | | | |
| Within segment | 11000011 | | | | 16 | 20 | |
| Within seg adding immed to SP | 11000010 | data-low | data-high | | 18 | 22 | |
| Intersegment | 11001011 | | | | 22 | 30 | |
| Intersegment adding immediate to SP | 11001010 | data-low | data-high | | 25 | 33 | |
| JE/JZ = Jump on equal/zero | 01110100 | disp | | | 4/13 | 4/13 | JMP not |
| JL/JNGE = Jump on less/not greater or equal | 01111100 | disp | | | 4/13 | 4/13 | taken/JMP taken |
| JLE/JNG = Jump on less or equal/not greater | 01111110 | disp | | | 4/13 | 4/13 | Lanon |
| JB/JNAE = Jump on below/not above or equal | 01110010 | disp | | | 4/13 | 4/13 | |
| JBE/JNA = Jump on below or equal/not above | 01110110 | disp | | | 4/13 | 4/13 | |
| JP/JPE = Jump on parity/parity even | 01111010 | disp | | | 4/13 | 4/13 | |
| JO = Jump on overflow | 01110000 | disp | | | 4/13 | 4/13 | |
| JS = Jump on sign | 01111000 | disp | | | 4/13 | 4/13 | |
| JNE/JNZ = Jump on not equal/not zero | 01110101 | disp | | | 4/13 | 4/13 | |
| JNL/JGE = Jump on not less/greater or equal | 01111101 | disp | | | 4/13 | 4/13 | |
| JNLE/JG = Jump on not less or equal/greater | 01111111 | disp | | | 4/13 | 4/13 | |
| JNB/JAE = Jump on not below/above or equal | 01110011 | disp | | | 4/13 | 4/13 | |
| JNBE/JA = Jump on not below or equal/above | 01110111 | disp | | | 4/13 | 4/13 | |
| JNP/JPO = Jump on not par/par odd | 01111011 | disp | | | 4/13 | 4/13 | |
| JNO = Jump on not overflow | 01110001 | disp | | | 4/13 | 4/13 | |
| JNS = Jump on not sign | 01111001 | disp | | | 4/13 | 4/13 | |
| JCXZ = Jump on CX zero | 11100011 | disp | | | 5/15 | 5/15 | |
| LOOP = Loop CX times | 11100010 | disp | | | 6/16 | 6/16 | LOOP not |
| LOOPZ/LOOPE = Loop while zero/equal | 11100001 | disp | | | 6/16 | 6/16 | taken/LOOP taken |
| LOOPNZ/LOOPNE = Loop while not zero/equal | 11100000 | disp | | | 6/16 | 6/16 | taken |
| ENTER = Enter Procedure | 11001000 | data-low | data-high | L | | | |
| L = 0 | | | | | 15 | 19 | |
| L = 1 L > 1 | | | | | 25 22+16(n-1) | 29 26+20(n-1) | |
| LEAVE = Leave Procedure | 11001001 | | | | 8 | 8 | |
| INT = Interrupt: | | | | | | | |
| Type specified | 11001101 | type | | | 47 | 47 | |
| Туре 3 | 11001100 | | | | 45 | 45 | if INT. taken/ |
| INTO = Interrupt on overflow | 11001110 | | | | 48/4 | 48/4 | if INT. not taken |
| IRET = Interrupt return | 11001111 | | | | 28 | 28 | |
| BOUND = Detect value out of range | 01100010 | mod reg r/m | | | 33-35 | 33-35 | |

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

NOTE: *Clock cycles shown for byte transfers, for word operations, add 4 clock cycles for each memory transfer.



| Function | Format | 80186 Clock Cycles | 80188 Clock Cycles | Comments |
|----------------------------------|---------------------------------------------|--------------------------|--------------------------|-------------|
| PROCESSOR CONTROL | | | | |
| CLC = Clear carry | 11111000 | 2 | 2 | |
| CMC = Complement carry | 11110101 | 2 | 2 | |
| STC = Set carry | 11111001 | 2 | 2 | |
| CLD = Clear direction | 11111100 | 2 | 2 | |
| STD = Set direction | 11111101 | 2 | 2 | |
| CLI = Clear interrupt | 11111010 | 2 | 2 | |
| STI = Set interrupt | 11111011 | 2 | 2 | |
| HLT = Halt | 11110100 | 2 | 2 | |
| WAIT = Wait | 10011011 | 6 | 6 | if TEST = 0 |
| LOCK = Bus lock prefix | 11110000 | 2 | 3 | |
| ESC = Processor Extension Escape | 11011TTT mod LLL r/m | 6 | 6 | |
| | (TTT LLL are opcode to processor extension) | | | |
| NOP = No Operation | 10010000 | 3 | 3 | |

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

NOTE:

*Clock cycles shown for byte transfers, for word operations, add 4 clock cycles for each memory transfer.

FOOTNOTES

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as REG field if mod = 00 then DISP = 0*, disp-low and disp-high are absent if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high: disp-low if r/m = 000 then EA = (BX) + (SI) + DISP if r/m = 001 then EA = (BX) + (DI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 011 then EA = (BP) + (DI) + DISP if r/m = 100 then EA = (SI) + DISP if r/m = 101 then EA = (BI) + DISP if r/m = 110 then EA = (BI) + DISP if r/m = 110 then EA = (BP) + DISP if r/m = 111 then EA = (BP) + DISP if r/m = 111 then EA = (BY) + DISP

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

Segment Override Prefix

| 0 | 0 | 1 | reg | 1 | 1 | 0 |
|---|---|---|-----|---|---|---|
|---|---|---|-----|---|---|---|

reg is assigned according to the following:

| reg | Segmen |
|-----|----------|
| • | Register |
| 00 | ES |
| 01 | CS |
| 10 | SS |
| 11 | DS |

REG is assigned according to the following table:

| 16-Bit (w = 1) | 8-Bit (w = 0) |
|----------------|---------------|
| 000 AX | 000 AL |
| 001 CX | 001 CL |
| 010 DX | 010 DL |
| 011 BX | 011 BL |
| 100 SP | 100 AH |
| 101 BP | 101 CH |
| 110 SI | 110 DH |
| 111 DI | 111 BH |

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

80186/80188



REVISION HISTORY

This data sheet replaces the following data sheets: 210706-011 80188 210451-011 80186